

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of : Customer Number: 20277
HANSEN et al. : Confirmation Number: 5955
Application No.: 10/757,866 : Group Art Unit: 2183
Filed: January 16, 2004 : Examiner: Eric Coleman
For: METHOD AND SOFTWARE FOR STORE MULTIPLEX OPERATION

SECOND SUPPLEMENTAL DECLARATION OF KORBIN VAN DYKE

I, Korbin Van Dyke, state that:

Summary of My Opinions

1. I previously submitted two declarations in connection with this proceeding (see Van Dyke Declaration dated August 15, 2007, and Van Dyke declaration dated May 2, 2008, referenced hereinafter as the "initial Van Dyke declaration" and the "supplemental Van Dyke declaration". For brevity, I will not repeat information set forth in the initial or supplemental Van Dyke declarations in this declaration.

2. In preparation of this declaration I have reviewed U.S. Patent Application Serial No. 10/757,866. I have also reviewed U.S. Patent Nos. 5,742,840 and 6,295,599 (respectively the '840 and '599 patents) that the 10/757,866 patent application indirectly claims priority to, as well as appendices to the '840 and '599 patents (the Terpsichore and Zeus System Architecture manuals, respectively, and hereinafter referred to respectively as the Terpsichore and the Zeus manuals). I have reviewed the Office Action for the 10/757,866 patent application mailed on July 16, 2008, including the paragraphs on pages 2-3 that discuss the Examiner's rejection of claims 1-18 and 28-41 for failing to comply with the written description requirement of § 112, and the paragraphs on pages 3-4 that discuss the Examiner's rejection of claims 1-18 and 28-41 for failing to comply with the enablement requirement of § 112. I have also reviewed the paragraph on page 15 that discusses the Response to Arguments and particularly the Examiner's statement that the "instructions cited in the remarks, are deemed as performing an operation that is set and the bits that are masked are predetermined and which bits are to be enabled or disabled

for write are predetermined and set” and the “Applicant cited instructions in ‘599 and ‘840 patents do not provide for individually selecting a bit of an operand of and operand for enabling or disabling write of the bits during processing of the instruction”.

3. My understanding is that the features of the claimed invention are taught and supported by complying with the written description requirement and the enablement requirement. My understanding of the written description requirement is that a patent disclosure must describe the claimed invention in sufficient detail that one of ordinary skill in the art can reasonably conclude that the inventor had possession of the claimed invention at the time of filing the patent disclosure. My understanding of the enablement requirement is that the patent disclosure must contain sufficient information regarding the subject matter of the claims to enable one of ordinary skill in the pertinent art to make and use the claimed invention. I further understand that whether the enablement requirement is met depends on whether undue experimentation is necessary for one of skill in the art to practice the invention in light of the patent disclosure.

4. Based on my review of the materials identified in paragraph 2 of this declaration, it is my opinion that with respect to the following limitations relating to (amended) claims 1, 10, 28, and 35, the disclosures of the ‘840 patent and the ‘599 patent each indicate that the inventors were in possession of the claimed invention of the 10/757,866 patent application as of the August 16, 1995 filing date of the ‘840 patent and further as of the August 24, 1999 filing date of the ‘599 patent; and further the disclosures of the ‘840 patent and the ‘599 patent each would have enabled a person of ordinary skill in the art to make and use, without undue experimentation, the claimed invention of the 10/757,866 patent application as of the August 16, 1995 filing date of the ‘840 patent, and further as of the August 24, 1999 filing date of the ‘599 patent. The limitations referred to are:

{claims 1 and 10} “the mask consisting of N independently selectable mask bits, N being an integer multiple of eight, each of the mask bits corresponding to a data bit contained in the at least one register, each of the mask bits being independently selectable as either a write-enabled mask bit or a write-disabled mask bit”

{claim 28} “the second operand consisting of N independently selectable bits, N being an integer multiple of eight, wherein each bit in the second operand is independently selectable as either having a first predetermined value or a second predetermined value; and for each bit in the first operand, the bitwise insert operation inserting the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value”

{claim 35} “the second operand consisting of N independently selectable bits, N being an integer multiple of eight, wherein each bit in the second operand is independently selectable as either having a first predetermined value or a second predetermined value; and wherein for each bit in the first operand, the bitwise insert operation inserts the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value”

Summary of '840 Analysis:

5. The disclosure of the '840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of (amended) claims 1 and 10 of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 24-25 (describing general registers), 26 (generally describing store instructions), and 150-157 of the Terpsichore manual (describing details of Store and Store Immediate instructions such as various forms of Store Immediate and Store Multiplex Immediate instructions) there are detailed descriptions of the aforementioned claim elements.

6. The disclosure of the '840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of (amended) claim 28 and the substantially similar aforementioned limitations of (amended) claim 35 of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 24-25 (describing general registers), 26 (generally describing store instructions), and 150-157 of the Terpsichore manual (describing details of Store and Store Immediate instructions such as various forms of Store Immediate and Store Multiplex Immediate instructions) there are detailed descriptions of the aforementioned claim elements.

Summary of '599 Analysis:

7. The disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of (amended) claims 1 and 10 of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-20 (describing general registers), 21 (generally describing store instructions), 123-125, and 128-130 of the Zeus manual (describing details of Store and Store Immediate instructions, including Store Multiplex and Store Multiplex Immediate forms) there are detailed descriptions of the aforementioned claim elements.

8. The disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of (amended) claim 28 and the substantially similar aforementioned limitations of (amended) claim 35 of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-20 (describing general registers), 21 (generally describing store instructions), 123-125, and 128-130 of the Zeus manual (describing details of Store and Store Immediate instructions, including Store Multiplex and Store Multiplex Immediate forms) there are detailed descriptions of the aforementioned claim elements.

Second Supplemental Declaration of Korbin S Van Dyke

9. A detailed explanation of the basis for my opinions is set forth in the remainder of this declaration.

Detailed Basis for My Opinions

Analysis of the disclosures of the '840 and the '599 patents:

10. For brevity, the following analysis focuses on and provides details relating to the '840 patent, while reciting summary information pointing out where similar descriptive information is provided in the '599 patent.

11. As discussed in paragraph 20 of the initial Van Dyke declaration, the '840 patent describes structure of a general purpose, programmable media processor (including, for example, a register file and an execution unit), and the '840 patent recites that an instruction set for the general purpose media processor is described by the Microfiche Appendix (referred to herein as the Terpsichore manual). Similarly, the '599 patent describes structure of a general purpose, programmable processor for broadband applications, and the '599 patent includes and refers to a Microfiche Appendix (referred to herein as the Zeus manual) that describes, for example, an instruction set for the general purpose processor.

12. The Terpsichore manual of the '840 patent describes all of the aforementioned limitations of (amended) claims 1, 10, 28, and 35, on at least pages 150-157 (included in attached Exhibit A), with additional information on page 24 (also included in the attached Exhibit A). Paragraphs 22-28 of the initial Van Dyke declaration discuss aspects of those pages in detail. Paragraphs 13-30 of this declaration discuss particular aspects of those pages with respect to the aforementioned elements of (amended) claims 1, 10, 28, and 35. The Zeus manual of the '599 patent describes all of the aforementioned limitations of (amended) claims 1, 10, 28, and 35 on at least pages 19-20, 123-125, and 128-130 (attached as Exhibit B).


13. The Terpsichore manual, for example on pages 150-157, describes several variations of Store and Store Immediate instructions, including several Store Multiplex forms ("S.MUX.64.B.A" and "S.MUX.64.L.A") and several Store Multiplex Immediate forms ("S.MUX.64.B.A.I" and "S.MUX.64.L.A.I"):

S.MUX.64.B.A	Store multiplex octlet big-endian aligned
S.MUX.64.L.A	Store multiplex octlet little-endian aligned

S.MUX.64.B.A.I	Store multiplex octlet big-endian aligned immediate
S.MUX.64.L.A.I	Store multiplex octlet little-endian aligned immediate

14. The following discussion focuses on the Store Multiplex Immediate forms. As will be subsequently described, the Store Multiplex forms are similar to the Store Multiplex Immediate forms with respect to the claimed "N independently selectable mask bits" (amended claims 1 and 10) and "N independently selectable bits" (amended claims 28 and 35).

15. The Terpsichore manual, on page 155, describes an instruction format for the Store Immediate instructions:



As evidenced by the instruction format, the operands of the Store Immediate Instruction are 'ra', 'rb', and 'offset'.

16. The Terpsichore manual, on pages 155-157, describes operation of the Store Multiplex Immediate form of the Store Immediate Instructions. As described, the operation includes:

- (a) Determining '*function*' as 'MUX';

SMUX64BAI, SMUX64LAI:
function ← MUX

- (b) Determining '*size*' as '64';

S64LI, S64LAI, S64BI, S64BAI, SAAS64BAI, SAAS64LAI,
SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI
size ← 64

- (c) Determining '*rsize*' as '128',

SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
rsize ← 128

- (d) Reading a 64-bit value from a register specified by the operand 'ra', and determining a virtual address based on the value from the register and the operand 'offset' from the instruction;

$a \leftarrow \text{RegRead}(ra, 64)$
 $\text{VirtAddr} \leftarrow a + (\text{offset}_{11:50} \ll \text{offset})$

- (e) Reading a 128-bit value (based on '*rsize*' being 128) from a pair of registers specified by the operand 'rb', and setting '*m*' to the value read from the register pair. The most-significant 64 bits of '*m*' are set to the value of the odd register of the pair and the least-significant 64 bits of '*m*' are set to the value of the even register of the pair;

$m \leftarrow \text{RegRead}(rb, rsize)$

- (f) Reading a 64-bit value (based on '*size*' being 64) from memory from a location specified by the virtual address, and setting '*b*' to the value read;

Second Supplemental Declaration of Korbin S Van Dyke

Computing a new value to store to memory, 'n', by logically bit-wise ANDing the most-significant 64 bits of 'm' with the least-significant 64 bits of 'm', logically bit-wise ANDing the 64-bit value read from memory, 'b', with a logical bit-wise NOT of the least-significant 64 bits of 'm', and logically bit-wise ORing the results of the two ANDing operations; and

Storing 'n' as a 64-bit value (based on 'size' being 64) to memory to the location specified by the virtual address.

MUX:

```
b ← LoadMemory(VirtAddr,size,order)
n ← (m127..64 & m63..0) | (b & ~m63..0)
StoreMemory(VirtAddr,size,order,n)
```

Where, as understood by one of ordinary skill in the art:

'm_{127..64}' signifies the most-significant 64 bits of 'm',
'm_{63..0}' signifies the least-significant 64 bits of 'm',
'~' signifies a bit-wise logical NOT
'&' signifies a bit-wise logical AND
'|' signifies a bit-wise logical OR

17. The operations described in paragraphs 16(e) and 16(f) (above) result in selectively replacing bits in the memory location (at the virtual address as specified by the 'ra' and 'offset' operands) with bits from the odd register (of the register pair specified by the 'rb' operand). Which of the selectively replaced bits are replaced is determined by the value from the even register (of the register pair specified by the 'rb' operand).

18. One of ordinary skill in the art would understand the following specific examples of operation of the Store Multiplex Immediate instruction. Note that underscores ('_') are used to improve readability, and have no substantive meaning.

(a) Execution of: S.MUX.64.B.A.I(operand rb = 24)

With starting values of:

```
Mem[VA] = 01010101_00000000_11111111_10101010
REG[24] = 00000000_01010101_10101010_00000000 # Mask
REG[25] = 11111111_11111111_00000000_00000000 # Data
```

Results in:

```
Mem[VA] = 01010101_01010101_01010101_10101010
```

(b) Execution of: S.MUX.64.B.A.I(operand rb = 24)

With starting values of:

```
Mem[VA] = 01010101_00000000_11111111_10101010
REG[24] = 00000000_00100001_10111010_00000000 # Mask
REG[25] = 11111111_11111111_00000000_00000000 # Data
```

Results in:

```
Mem[VA] = 01010101_00100001_01000101_10101010
```

Second Supplemental Declaration of Korbin S Van Dyke

19. The example illustrated in paragraph 18(a) (above) illustrates a resultant value in memory at a particular virtual address ($\text{Mem}[\text{VA}]$). The resultant memory value is determined from a starting value from memory at the particular virtual address and values in a register pair specified by the rb operand of the instruction. The even register of the register pair, $\text{REG}[24]$, functions as a mask, and the odd register of the pair, $\text{REG}[25]$, functions as data to replace, according to the mask, selected bits of memory at the particular virtual address. For every bit that is asserted in the even register ($\text{REG}[24]$), a corresponding respective bit is selected from the odd register ($\text{REG}[25]$) to replace a corresponding respective bit in memory.

20. The example illustrated in paragraph 18(b) (above) is identical to that illustrated in paragraph 18(a), except that for illustration, three bits of the mask (the value in the even register of the register specified by the rb operand) are logically inverted values, and consequently corresponding respective bits of the result in memory are different than in the paragraph 18(a) example (see red box, bold, and underlining highlighting). In general, there are no restrictions on possible bit patterns for the mask; any of 2^n unique mask patterns are possible (where 'n' is the width, in bits, of the mask). Thus the least-significant bit of the mask may selectively be either one or zero, in combination with the next-to-least-significant bit of the mask selectively being either one or zero, and so forth, up to and including the most-significant bit of the mask. The value of any bit in the mask is not related to the value of any other bit in the mask; the values of the bits of the mask are independent from one another.

21. The operation of the Store Multiplex forms are similar to the Store Multiplex Immediate forms, except the virtual address is computed by summing values from two registers specified by the ' ra ' and ' rb ' operands, and the register pair (with the mask and the data) is specified by the ' rc ' operand.

Claims 1 and 10 (as amended)

22. The aforementioned limitations of (amended) claims 1 and 10 are:

- (a) the mask consisting of N independently selectable mask bits,
- (b) N being an integer multiple of eight,
- (c) each of the mask bits corresponding to a data bit contained in the at least one register,
- (d) each of the mask bits being independently selectable as either a write-enabled mask bit or a write-disabled mask bit

As is discussed by following paragraphs 23-25, all of the aforementioned claim limitations are described in the Terpsichore manual, at least on pages 24 and 150-157 (also see the discussion of those pages in paragraphs 13-21 of this declaration).

Second Supplemental Declaration of Korbin S Van Dyke

23. The element the mask consisting of N independently selectable mask bits is described by the Terpsichore manual, and corresponds, for example, to the even register of the register pair specified by the 'rb' operand of the Store Multiplex Immediate instruction. The bits are independently selectable in that any bit is selectable as a zero or a one, irrespective of values of any of the other bits. The element N being an integer multiple of eight is also described by the Terpsichore manual, where N corresponds, for example, to 64, since the even register consists of 64 bits, and 64 is an integer multiple of eight.

24. The element each of the mask bits corresponding to a data bit contained in the at least one register is described by the Terpsichore manual, as illustrated for example by the description of the computation of the new value to store in memory. The computation recites (in part) " $m_{127..64} \& m_{63..0}$ ", where $m_{127..64}$ is the odd register of the register pair specified by the 'rb' operand of the Store Multiplex Immediate instruction, and $m_{63..0}$ is the low register of the register pair. The '&' denotes a bit-wise logical AND operation, $m_{127..64}$ and $m_{63..0}$ are each 64 bits, and thus there is a bit in the mask for every bit in the data.

25. The element each of the mask bits being independently selectable as either a write-enabled mask bit or a write-disabled mask bit is described by the Terpsichore manual. The claimed "mask" corresponds to the even register of the register pair specified by the 'rb' operand of the Store Multiplex Immediate instruction. Every bit of the even register is selectable as either a zero or a one, without regard to values of other bits of the even register. For every bit of the even register that is a one (corresponding to the claimed "write-enabled mask bit"), a corresponding bit is replaced in a memory location with a corresponding bit from the odd register of the specified register pair. For every bit of the even register that is a zero (corresponding to the claimed "write-disabled mask bit"), a corresponding bit in the memory location is left unchanged. The replacement of the memory location bit(s) is via a read of the memory location, a computation of a new memory value, and a write of the new memory value to the memory location, recited respectively in the Terpsichore manual as:

```
b ← LoadMemory(VirtAddr, size, order);  
n ←  $m_{127..64} \& m_{63..0}$  | (b & ~  $m_{63..0}$ ); and  
StoreMemory(VirtAddr, size, order, n).
```

26. Thus all of the aforementioned limitations of (amended) claims 1 and 10 are described by the '840 patent, at least in pages 24 and 150-157 of the Terpsichore manual, and are also described by the '599 patent, at last in pages 19-20, 123-125, and 128-130 of the Zeus manual.

Claims 28 and 35 (as amended)

27. The aforementioned limitations of (amended) claims 28 and 35 are:
- (a) the second operand consisting of N independently selectable bits, N being an integer multiple of eight,
 - (b) wherein each bit in the second operand is independently selectable as either having a first predetermined value or a second predetermined value,
 - (c) and (wherein) for each bit in the first operand, the bitwise insert operation inserting (inserts) the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value

As discussed by following paragraphs 28-29, all of the aforementioned claim limitations are described in the Terpsichore manual, at least on pages 24 and 150-157 (also see the discussion of those pages in paragraphs 13-21 of this declaration).

28. The elements the second operand consisting of N independently selectable bits and wherein each bit in the second operand is independently selectable as either having a first predetermined value or a second predetermined value are described by the Terpsichore manual. The claimed “second operand” corresponds, for example, to the even register of the register pair specified by the ‘rb’ operand of the Store Multiplex Immediate instruction. The bits are independently selectable in that any bit is selectable as a zero (the claimed “second predetermined value”) or a one (the claimed “first predetermined value”), irrespective of values of any of the other bits. The element N being an integer multiple of eight is also described by the Terpsichore manual, where N corresponds, for example, to 64, since the even register consists of 64 bits, and 64 is an integer multiple of eight.

29. The element (wherein) for each bit in the first operand, the bitwise insert operation inserting (inserts) the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value is described by the Terpsichore manual. The claimed “first operand” corresponds, for example, to the odd register of the register pair specified by the ‘rb’ operand of the Store Multiplex Immediate instruction, and the claimed “second operand” corresponds to the even register of the register pair. For every bit of the even register that is a one (corresponding to the claimed “first predetermined value”), a corresponding bit is replaced in a memory location (corresponding to the claimed “destination value”) with a corresponding bit from the odd register. For every bit of the even register that is a zero (corresponding to the claimed “second predetermined value”), a corresponding bit in the memory location is left unchanged. The replacement of the memory location bit(s) is via a read of the memory location, a computation of a new memory value, and a write of the new memory value to the memory location, recited respectively in the Terpsichore manual as:

```
b ← LoadMemory(VirtAddr, size, order);  
n ← m127..64 & m63..0 | (b & ~ m63..0); and  
StoreMemory(VirtAddr, size, order, n).
```

Second Supplemental Declaration of Korbin S Van Dyke

30. Thus all of the aforementioned limitations of (amended) claims 28 and 35 are described by the '840 patent, at least in pages 24 and 150-157 of the Terpsichore manual, and are also described by the '599 patent, at last in pages 19-20, 123-125, and 128-130 of the Zeus manual.

Summary and Closing:

31. The '840 patent, including the Terpsichore manual, provides sufficient information in sufficient detail describing the claimed invention (as amended) of the 10/757,866 patent application, that one of ordinary skill in the art would reasonably conclude that the inventors had possession of the claimed invention at the time of filing the '840 patent. Further, the '840 patent, including the Terpsichore manual, provides sufficient information regarding the subject matter of the claimed invention (as amended) of the 10/757,866 patent application to enable one of ordinary skill in the pertinent art to make and use the claimed invention without undue experimentation. In addition, the '599 patent, including the Zeus manual, provides sufficient information in sufficient detail describing the claimed invention (as amended) of the 10/757,866 patent application, that one of ordinary skill in the art would reasonably conclude that the inventors had possession of the claimed invention at the time of filing the '599 patent. Further, the '599 patent, including the Zeus manual, provides sufficient information regarding the subject matter of the claimed invention (as amended) of the 10/757,866 patent application to enable one of ordinary skill in the pertinent art to make and use the claimed invention without undue experimentation.

32. Therefore, I believe that each of the '840 patent, including the Terpsichore manual, and the '599 patent, including the Zeus manual, provide adequate written description and enablement as required by 35 USC § 112 for the aforementioned limitations of (amended) claims 1, 10, 28, and 35 of the 10/757,866 patent application, as discussed in paragraph 4 of this declaration.

33. I have had no communication with any of the inventors of the 10/757,866 patent application (Craig Hansen and John Moussouris) relating to any material in this declaration.

34. I have been hired as a consultant in connection with procedures before the United States Patent and Trademark Office (USPTO) regarding patents and patent applications assigned to Microunity Systems Engineering, Inc., including the media processor patent application. I am being compensated for my services at the rate of \$375/hour. Other than acting as a consultant in connection with procedures before the USPTO, I have no interest or connection with Microunity Systems Engineering, Inc.

35. During my evaluation of the media processor patent application, I have been impressed by the thoroughness and overall high-quality of the Terpsichore and Zeus manuals. The manuals provide clear and unambiguous descriptions of media processing systems and are thorough and well-written. The manuals provide comprehensive descriptions of instructions in complete architectural detail. The information in the manuals would have been readily understood and easily accessible to software engineers coding the media processing systems, and

Second Supplemental Declaration of Korbin S Van Dyke

hardware engineers implementing microprocessors for use in the media processing systems, and that is exactly what architecture reference manuals should be. This is not surprising, since the '840 patent and the '599 patent each include an architecture manual that is intended to enable hardware engineers to do exactly that – design, build, and implement a media processor that would include circuitry for the claim limitations set forth in paragraph 4 of this declaration, as described in the Terpsichore and the Zeus architecture manuals.

36. I hereby declare that all statements made herein are of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing therefrom.

Date: 2008 Oct 14

Korbin Van Dyke: K. Van Dyke
Address: 3343 Little Village Rd.
Sunnyvale, CA 94586

EXHIBIT A


Second Supplemental Declaration of Korbin Van Dyke

Pages 24 and 150-157 of Terpsichore System Architecture manual
(from Microfiche Appendix of the '840 patent)

Terpsichore System Architecture

Wed, Aug 2, 1995


The gateway contains two data items within its structure, a code address and a data address:

User state

The user state consists of hardware data structures that are accessible to all conventional compiled code. The Terpsichore user state is designed to be as regular as possible, and consists only of the general registers, the program counter, and virtual memory. There are no specialized registers for condition codes, operating modes, rounding modes, integer multiply/divide, or floating-point values.

General Registers

Terpsichore user state includes 64 general registers. All are identical; there is no dedicated zero-valued register, and there are no dedicated floating-point registers.

Definition

```

def val ← RegRead(m, size)
  case size of
    64: val ← REG[m]
    128: if m0 then
          raise ReservedInstruction
        endif
        val ← REG[m+1] || REG[m]
  endcase
enddef

```

Terpsichore System Architecture

Wed, Aug 2, 1995

Store

These operations add the contents of two registers to produce a virtual address, and store the contents of a register into memory.

Operation codes

S.8 ⁴⁶	Store byte
S.16.B	Store double big-endian
S.16.B.A	Store double big-endian aligned
S.16.L	Store double little-endian
S.16.L.A	Store double little-endian aligned
S.32.B	Store quadlet big-endian
S.32.B.A	Store quadlet big-endian aligned
S.32.L	Store quadlet little-endian
S.32.L.A	Store quadlet little-endian aligned
S.64.B	Store octlet big-endian
S.64.B.A	Store octlet big-endian aligned
S.64.L	Store octlet little-endian
S.64.L.A	Store octlet little-endian aligned
S.128.B	Store hexlet big-endian
S.128.B.A	Store hexlet big-endian aligned
S.128.L	Store hexlet little-endian
S.128.L.A	Store hexlet little-endian aligned
S.AAS.64.B.A	Store add-and-swap octlet big-endian aligned
S.AAS.64.L.A	Store add-and-swap octlet little-endian aligned
S.CAS.64.B.A	Store compare-and-swap octlet big-endian aligned
S.CAS.64.L.A	Store compare-and-swap octlet little-endian aligned
S.MAS.64.B.A	Store multiplex-and-swap octlet big-endian aligned
S.MAS.64.L.A	Store multiplex-and-swap octlet little-endian aligned
S.MUX.64.B.A	Store multiplex octlet big-endian aligned
S.MUX.64.L.A	Store multiplex octlet little-endian aligned

size	ordering				alignment	
8						
16	32	64	128	L	B	
16	32	64	128	L	B	A


⁴⁶S need not specify byte ordering, nor need it specify alignment checking, as it stores a single byte.

Terpsichore System Architecture

Wed, Aug 2, 1995

Format

op ra,rb,rc

Description

A virtual address is computed from the sum of the contents of register ra and register rb. The contents of register rc, treated as the size specified, is stored in memory using the specified byte order.

If alignment is specified, the computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

Definition

```

def Store(op,ra,rb,rc) as
  case op of
    S8,
      S16L, S16LA, S16B, S16BA,
      S32L, S32LA, S32B, S32BA,
      S64L, S64LA, S64B, S64BA,
      S128L, S128LA, S128B, S128BA:
      function ← NONE
    SAAS64BA, SAAS64LA:
      function ← AAS
    SCAS64BA, SCAS64LA:
      function ← CAS
    SMAS64BA, SMAS64LA:
      function ← MAS
    SMUX64BA, SMUX64LA:
      function ← MUX
  endcase
  case op of
    S8:
      size ← 8
    S16L, S16LA, S16B, S16BA:
      size ← 16
    S32L, S32LA, S32B, S32BA:
      size ← 32
    S64L, S64LA, S64B, S64BA,
    SAAS64BA, SAAS64LA:
      size ← 64
    SCAS64BA, SCAS64LA, SMAS64BA, SMAS64LA, SMUX64BA, SMUX64LA:
      size ← 64
    S128L, S128LA, S128B, S128BA:
      size ← 128
  endcase
  case op of
    S8,
      S16L, S16LA, S16B, S16BA,
      S32L, S32LA, S32B, S32BA,

```

Terpsichore System Architecture

Wed. Aug 2, 1995

```

S64L, S64LA, S64B, S64BA,
SAAS64BA, SAAS64LA:
    rsize ← 64
SCAS64BA, SCAS64LA, SMAS64BA, SMAS64LA, SMUX64BA, SMUX64LA:
    rsize ← 128
S12BL, S12BLA, S128B, S128BA:
    rsize ← 128
endcase
case op of
    S3:
        align ← undefined
        S16L, S32L, S64L, S128L,
        S16B, S32B, S64B, S128B:
            align ← false
        S16LA, S32LA, S64LA, S128LA,
        S16BA, S32BA, S64BA, S128BA,
        SAAS64BA, SAAS64LA, SCAS64BA, SCAS64LA,
        SMAS64BA, SMAS64LA, SMUX64BA, SMUX64LA:
            align ← true
    endcase
case op of
    S3:
        order ← undefined
        S16L, S32L, S64L, S128L,
        S16LA, S32LA, S64LA, S128LA,
        SAAS64LA, SCAS64LA, SMAS64LA, SMUX64LA:
            order ← L
        S16B, S32B, S64B, S128B,
        S16BA, S32BA, S64BA, S128BA,
        SAAS64BA, SCAS64BA, SMAS64BA, SMUX64BA:
            order ← B
    endcase
a ← RegRead(ra, 64)
b ← RegRead(rb, 64)
VirtAddr ← a + b
if align then
    if (VirtAddr and ((sizeB)-1)) ≠ 0 then
        raise AccessDisallowedByVirtualAddress
    endif
endif
m ← RegRead(rc, rsize)
case function of
    NONE:
        StoreMemory(VirtAddr, size, order, msize-1, 0)
    AAS:
        c ← LoadMemory(VirtAddr, size, order)
        StoreMemory(VirtAddr, size, order, m63, 0+c)
        RegWrite(rc, 64, c)
    CAS:
        c ← LoadMemory(VirtAddr, size, order)
        if (c = m63, 0) then
            StoreMemory(VirtAddr, size, order, m127, 64)
        endif
        RegWrite(rc, 64, c)
    MAS:
        c ← LoadMemory(VirtAddr, size, order)
        n ← (m127, 64 & m63, 0) | (c & ~m63, 0)
        StoreMemory(VirtAddr, size, order, n)

```


Terpsichore System Architecture

Wed, Aug 2, 1995

```

      RegWrite(rc, 64, c)
MUX:
  c ← LoadMemory(VirtAddr, size, order)
  n ← (m127..64 & m63..0) | (c & ~m63..0)
  StoreMemory(VirtAddr, size, order, n)
endcase
enddel

```

Exceptions

Reserved instruction
 Access disallowed by virtual address
 Access disallowed by tag
 Access disallowed by global TLB
 Access disallowed by local TLB
 Access detail required by tag
 Access detail required by local TLB
 Access detail required by global TLB
 Cache coherence intervention required by tag
 Cache coherence intervention required by local TLB
 Cache coherence intervention required by global TLB
 Local TLB miss
 Global TLB miss

Store Immediate

These operations add the contents of a register to a sign-extended immediate value to produce a virtual address, and store the contents of a register into memory.

Operation codes

S.8.I ⁴⁷	Store byte immediate
S.16.B.A.I	Store double big-endian aligned immediate
S.16.B.I	Store double big-endian immediate
S.16.L.A.I	Store double little-endian aligned immediate
S.16.L.I	Store double little-endian immediate
S.32.B.A.I	Store quadlet big-endian aligned immediate
S.32.B.I	Store quadlet big-endian immediate
S.32.L.A.I	Store quadlet little-endian aligned immediate
S.32.L.I	Store quadlet little-endian immediate
S.64.B.A.I	Store octlet big-endian aligned immediate
S.64.B.I	Store octlet big-endian immediate
S.64.L.A.I	Store octlet little-endian aligned immediate
S.64.L.I	Store octlet little-endian immediate
S.128.B.A.I	Store hexlet big-endian aligned immediate
S.128.B.I	Store hexlet big-endian immediate
S.128.L.A.I	Store hexlet little-endian aligned immediate
S.128.L.I	Store hexlet little-endian immediate
S.AAS.64.B.A.I	Store add-and-swap octlet big-endian aligned immediate
S.AAS.64.L.A.I	Store add-and-swap octlet little-endian aligned immediate
S.CAS.64.B.A.I	Store compare-and-swap octlet big-endian aligned immediate
S.CAS.64.L.A.I	Store compare-and-swap octlet little-endian aligned immediate
S.MAS.64.B.A.I	Store multiplex-and-swap octlet big-endian aligned immediate
S.MAS.64.L.A.I	Store multiplex-and-swap octlet little-endian aligned immediate
S.MUX.64.B.A.I	Store multiplex octlet big-endian aligned immediate
S.MUX.64.L.A.I	Store multiplex octlet little-endian aligned immediate

size				ordering		alignment
8						
16	32	64	128	L	B	
16	32	64	128	L	B	A


⁴⁷S.8.I need not specify byte ordering, m.c need it specify alignment checking, as it stores a single byte.

Terpsichore System Architecture

Wed, Aug 2, 1995

Format

S, size, order, align, l ra, rb, offset

Description

A virtual address is computed from the sum of the contents of register *ra* and the sign-extended value of the offset field. The contents of register *rb*, treated as the size specified, is stored in memory using the specified byte order.

If alignment is specified, the computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

Definition

```
def StoreImmediate(op,ra,rb,offset) as
  case op of
    SBI,
      S16LI, S16LAI, S16BI, S16BAI,
      S32LI, S32LAI, S32BI, S32BAI,
      S64LI, S64LAI, S64BI, S64BAI,
      S128LI, S128LAI, S128BI, S128BAI:
        function ← NONE
      SAAS64BAI, SAAS64LAI:
        function ← AAS
      SCAS64BAI, SCAS64LAI:
        function ← CAS
      SMAS64BAI, SMAS64LAI:
        function ← MAS
      SMUX64BAI, SMUX64LAI:
        function ← MUX
  endcase
  case op of
    SBI:
      size ← 8
      S16LI, S16LAI, S16BI, S16BAI:
        size ← 16
      S32LI, S32LAI, S32BI, S32BAI:
        size ← 32
      S64LI, S64LAI, S64BI, S64BAI, SAAS64BAI, SAAS64LAI,
      SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
        size ← 64
      S128LI, S128LAI, S128BI, S128BAI:
        size ← 128
  endcase
  case op of
    SBI,
      S16LI, S16LAI, S16BI, S16BAI,
      S32LI, S32LAI, S32BI, S32BAI,
      S64LI, S64LAI, S64BI, S64BAI,
      SAAS64BAI, SAAS64LAI:
```

E 0 4

Terpsichore System Architecture

Wed, Aug 2, 1995

```

    rsize ← 64
    SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
    rsize ← 128
    S128LI, S128LAI, S128BI, S128BAI:
    rsize ← 128
endcase
case op of
  S8I:
    align ← undefined
    S16LI, S32LI, S64LI, S128LI,
    S16BI, S32BI, S64BI, S128BI:
    align ← false
    S16LAI, S32LAI, S64LAI, S128LAI,
    S16BAI, S32BAI, S64BAI, S128BAI,
    SAAS64BAI, SAAS64LAI, SCAS64BAI, SCAS64LAI,
    SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
    align ← true
endcase
case op of
  S8I:
    order ← undefined
    S16LI, S32LI, S64LI, S128LI,
    S16LAI, S32LAI, S64LAI, S128LAI,
    SAAS64LAI, SCAS64LAI, SMAS64LAI, SMUX64LAI:
    order ← L
    S16BI, S32BI, S64BI, S128BI,
    S16BAI, S32BAI, S64BAI, S128BAI,
    SAAS64BAI, SCAS64BAI, SMAS64BAI, SMUX64BAI:
    order ← B
endcase
a ← RegRead(ra, 64)
VirtAddr ← a + (offset1160 // offset)
if align then
  if (VirtAddr and ((size/8)-1)) ≠ 0 then
    raise AccessDisallowedByVirtualAddress
  endif
endif
m ← RegRead(rb, rsize)
case function of
  NONE:
    StoreMemory(VirtAddr, size, order, msize-1..0)
  AAS:
    b ← LoadMemory(VirtAddr, size, order)
    StoreMemory(VirtAddr, size, order, m63..0+b)
    RegWrite(rb, 64, b)
  CAS:
    b ← LoadMemory(VirtAddr, size, order)
    if (b = m63..0) then
      StoreMemory(VirtAddr, size, order, m127..64)
    endif
    RegWrite(rb, 64, b)
  MAS:
    b ← LoadMemory(VirtAddr, size, order)
    n ← (m127..64 & m63..0) | (b & ~m63..0)
    StoreMemory(VirtAddr, size, order, n)
    RegWrite(rb, 64, b)
  MUX:

```

E O S

Terpsichore System Architecture

Wed, Aug 2, 1995

```

        b ← LoadMemory(VirtAddr,size,order)
        n ← (m127..64 & m63..0) ! (b & ~m63..0)
        StoreMemory(VirtAddr,size,order,n)
    endcase
enddel

```

Exceptions

Reserved instruction
 Access disallowed by virtual address
 Access disallowed by tag
 Access disallowed by global TLB
 Access disallowed by local TLB
 Access detail required by tag
 Access detail required by local TLB
 Access detail required by global TLB
 Cache coherence intervention required by tag
 Cache coherence intervention required by local TLB
 Cache coherence intervention required by global TLB
 Local TLB miss
 Global TLB miss

- 157 -

microunity

E 0 6

EXHIBIT B

Second Supplemental Declaration of Korbin Van Dyke

Pages 19-20 and 123-130 of Zeus System Architecture manual
(from Microfiche Appendix of the '599 patent)

<p>Z800 System Architecture Tue, Aug 11, 1979 Z800 Processor</p> <p>The gateway contains two data buses within its memory's code address and a single port/buffer bus.</p> <div style="border: 1px solid black; padding: 5px; margin: 10px 0;"> <p>13 code address 21 0</p> <p>02</p> </div> <p>The system contains memory that is used to address a region of memory in ascending priority. Other data may be placed within the gateway region, provided that if an attempt is made to use the additional data as a gateway, that memory cannot be reached. For example, the data may be placed in the gateway region, but the gateway bus cannot be used to reach the other data, so that the port/buffer bus cannot be used by attempting to use the additional data as a gateway.</p> <p>User State</p> <p>The user state contains of hardware data structures that are accessible to all conventional compiled code. The Z800 user state is designed to be as regular as possible, and contains only registers for arithmetic, logical, and control operations, including branch, logical multiply/divide, or floating-point values.</p> <p>General Registers</p> <p>Z800 user state includes 64 general registers, 16 of which are dedicated to the dedicated arithmetic, logical, and control operations, and the rest are dedicated to floating-point operations.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <tr><td>REG00</td><td>0</td></tr> <tr><td>REG01</td><td></td></tr> <tr><td>REG02</td><td></td></tr> <tr><td>REG03</td><td></td></tr> <tr><td>REG04</td><td></td></tr> <tr><td>REG05</td><td></td></tr> <tr><td>REG06</td><td></td></tr> <tr><td>REG07</td><td></td></tr> </table> <p>Some Z800 instructions have 64-bit register operands. These operands are also extended to 128 bits when used in the register file, and the remainder of bits are known when used from the register file.</p> <p>Options</p> <p>not a user option, 127</p> <p>not a user option, 128</p> <p>not a user option, 129</p> <p style="text-align: right;">-19- Secretary</p>	REG00	0	REG01		REG02		REG03		REG04		REG05		REG06		REG07		<p>Z800 System Architecture Tue, Aug 11, 1979 Z800 Processor</p> <p>The port/buffer bus contains the port/buffer bus for the currently executing instruction. The port/buffer bus is used to address the memory, and is used by branch instructions that use a branch address as a general register.</p> <p>Port/Buffer Control</p> <p>The port/buffer control contains the port/buffer bus for the currently executing instruction. The port/buffer control is used to address the memory, and is used by branch instructions that use a branch address as a general register.</p> <div style="border: 1px solid black; padding: 5px; margin: 10px 0;"> <p>13 port/buffer control 21 0</p> <p>02</p> </div> <p>Port/Buffer Control and Address Logic</p> <p>The port/buffer control and port/buffer bus are used by the port/buffer bus to address the memory. The port/buffer control is used by the port/buffer bus to address the memory, and is used by branch instructions that use a branch address as a general register.</p> <div style="border: 1px solid black; padding: 5px; margin: 10px 0;"> <p>13 port/buffer control 21 0</p> <p>02</p> </div> <p>System State</p> <p>The system state contains of the facilities are normally used by conventional compiled code. The system state is designed to be as regular as possible, and contains only registers for arithmetic, logical, and control operations, including branch, logical multiply/divide, or floating-point values.</p> <p>not a user option, 127</p> <p>not a user option, 128</p> <p>not a user option, 129</p> <p style="text-align: right;">-20- Secretary</p>
REG00	0																
REG01																	
REG02																	
REG03																	
REG04																	
REG05																	
REG06																	
REG07																	

2

Zone System Architecture: Tue, Aug 17, 1999 Introduction to:		Zone System Architecture: Tue, Aug 17, 1999 Name: Korbin S. Van Dyke	
<p> M: 5146, 5148, 5149 5150, 5151, 5152, 5153 5154, 5155, 5156, 5157, 5158, 5159 5160, 5161, 5162, 5163 5164, 5165, 5166, 5167, 5168, 5169 5170, 5171, 5172, 5173, 5174, 5175 5176, 5177, 5178, 5179, 5180, 5181 5182, 5183, 5184, 5185, 5186, 5187 5188, 5189, 5190, 5191, 5192, 5193 5194, 5195, 5196, 5197, 5198, 5199 5200, 5201, 5202, 5203, 5204, 5205 5206, 5207, 5208, 5209, 5210, 5211 5212, 5213, 5214, 5215, 5216, 5217 5218, 5219, 5220, 5221, 5222, 5223 5224, 5225, 5226, 5227, 5228, 5229 5230, 5231, 5232, 5233, 5234, 5235 5236, 5237, 5238, 5239, 5240, 5241 5242, 5243, 5244, 5245, 5246, 5247 5248, 5249, 5250, 5251, 5252, 5253 5254, 5255, 5256, 5257, 5258, 5259 5260, 5261, 5262, 5263, 5264, 5265 5266, 5267, 5268, 5269, 5270, 5271 5272, 5273, 5274, 5275, 5276, 5277 5278, 5279, 5280, 5281, 5282, 5283 5284, 5285, 5286, 5287, 5288, 5289 5290, 5291, 5292, 5293, 5294, 5295 5296, 5297, 5298, 5299, 5300, 5301 5302, 5303, 5304, 5305, 5306, 5307 5308, 5309, 5310, 5311, 5312, 5313 5314, 5315, 5316, 5317, 5318, 5319 5320, 5321, 5322, 5323, 5324, 5325 5326, 5327, 5328, 5329, 5330, 5331 5332, 5333, 5334, 5335, 5336, 5337 5338, 5339, 5340, 5341, 5342, 5343 5344, 5345, 5346, 5347, 5348, 5349 5350, 5351, 5352, 5353, 5354, 5355 5356, 5357, 5358, 5359, 5360, 5361 5362, 5363, 5364, 5365, 5366, 5367 5368, 5369, 5370, 5371, 5372, 5373 5374, 5375, 5376, 5377, 5378, 5379 5380, 5381, 5382, 5383, 5384, 5385 5386, 5387, 5388, 5389, 5390, 5391 5392, 5393, 5394, 5395, 5396, 5397 5398, 5399, 5400, 5401, 5402, 5403 5404, 5405, 5406, 5407, 5408, 5409 5410, 5411, 5412, 5413, 5414, 5415 5416, 5417, 5418, 5419, 5420, 5421 5422, 5423, 5424, 5425, 5426, 5427 5428, 5429, 5430, 5431, 5432, 5433 5434, 5435, 5436, 5437, 5438, 5439 5440, 5441, 5442, 5443, 5444, 5445 5446, 5447, 5448, 5449, 5450, 5451 5452, 5453, 5454, 5455, 5456, 5457 5458, 5459, 5460, 5461, 5462, 5463 5464, 5465, 5466, 5467, 5468, 5469 5470, 5471, 5472, 5473, 5474, 5475 5476, 5477, 5478, 5479, 5480, 5481 5482, 5483, 5484, 5485, 5486, 5487 5488, 5489, 5490, 5491, 5492, 5493 5494, 5495, 5496, 5497, 5498, 5499 5500, 5501, 5502, 5503, 5504, 5505 5506, 5507, 5508, 5509, 5510, 5511 5512, 5513, 5514, 5515, 5516, 5517 5518, 5519, 5520, 5521, 5522, 5523 5524, 5525, 5526, 5527, 5528, 5529 5530, 5531, 5532, 5533, 5534, 5535 5536, 5537, 5538, 5539, 5540, 5541 5542, 5543, 5544, 5545, 5546, 5547 5548, 5549, 5550, 5551, 5552, 5553 5554, 5555, 5556, 5557, 5558, 5559 5560, 5561, 5562, 5563, 5564, 5565 5566, 5567, 5568, 5569, 5570, 5571 5572, 5573, 5574, 5575, 5576, 5577 5578, 5579, 5580, 5581, 5582, 5583 5584, 5585, 5586, 5587, 5588, 5589 5590, 5591, 5592, 5593, 5594, 5595 5596, 5597, 5598, 5599, 5600, 5601 5602, 5603, 5604, 5605, 5606, 5607 5608, 5609, 5610, 5611, 5612, 5613 5614, 5615, 5616, 5617, 5618, 5619 5620, 5621, 5622, 5623, 5624, 5625 5626, 5627, 5628, 5629, 5630, 5631 5632, 5633, 5634, 5635, 5636, 5637 5638, 5639, 5640, 5641, 5642, 5643 5644, 5645, 5646, 5647, 5648, 5649 5650, 5651, 5652, 5653, 5654, 5655 5656, 5657, 5658, 5659, 5660, 5661 5662, 5663, 5664, 5665, 5666, 5667 5668, 5669, 5670, 5671, 5672, 5673 5674, 5675, 5676, 5677, 5678, 5679 5680, 5681, 5682, 5683, 5684, 5685 5686, 5687, 5688, 5689, 5690, 5691 5692, 5693, 5694, 5695, 5696, 5697 5698, 5699, 5700, 5701, 5702, 5703 5704, 5705, 5706, 5707, 5708, 5709 5710, 5711, 5712, 5713, 5714, 5715 5716, 5717, 5718, 5719, 5720, 5721 5722, 5723, 5724, 5725, 5726, 5727 5728, 5729, 5730, 5731, 5732, 5733 5734, 5735, 5736, 5737, 5738, 5739 5740, 5741, 5742, 5743, 5744, 5745 5746, 5747, 5748, 5749, 5750, 5751 5752, 5753, 5754, 5755, 5756, 5757 5758, 5759, 5760, 5761, 5762, 5763 5764, 5765, 5766, 5767, 5768, 5769 5770, 5771, 5772, 5773, 5774, 5775 5776, 5777, 5778, 5779, 5780, 5781 5782, 5783, 5784, 5785, 5786, 5787 5788, 5789, 5790, 5791, 5792, 5793 5794, 5795, 5796, 5797, 5798, 5799 5800, 5801, 5802, 5803, 5804, 5805 5806, 5807, 5808, 5809, 5810, 5811 5812, 5813, 5814, 5815, 5816, 5817 5818, 5819, 5820, 5821, 5822, 5823 5824, 5825, 5826, 5827, 5828, 5829 5830, 5831, 5832, 5833, 5834, 5835 5836, 5837, 5838, 5839, 5840, 5841 5842, 5843, 5844, 5845, 5846, 5847 5848, 5849, 5850, 5851, 5852, 5853 5854, 5855, 5856, 5857, 5858, 5859 5860, 5861, 5862, 5863, 5864, 5865 5866, 5867, 5868, 5869, 5870, 5871 5872, 5873, 5874, 5875, 5876, 5877 5878, 5879, 5880, 5881, 5882, 5883 5884, 5885, 5886, 5887, 5888, 5889 5890, 5891, 5892, 5893, 5894, 5895 5896, 5897, 5898, 5899, 5900, 5901 5902, 5903, 5904, 5905, 5906, 5907 5908, 5909, 5910, 5911, 5912, 5913 5914, 5915, 5916, 5917, 5918, 5919 5920, 5921, 5922, 5923, 5924, 5925 5926, 5927, 5928, 5929, 5930, 5931 5932, 5933, 5934, 5935, 5936, 5937 5938, 5939, 5940, 5941, 5942, 5943 5944, 5945, 5946, 5947, 5948, 5949 5950, 5951, 5952, 5953, 5954, 5955 5956, 5957, 5958, 5959, 5960, 5961 5962, 5963, 5964, 5965, 5966, 5967 5968, 5969, 5970, 5971, 5972, 5973 5974, 5975, 5976, 5977, 5978, 5979 5980, 5981, 5982, 5983, 5984, 5985 5986, 5987, 5988, 5989, 5990, 5991 5992, 5993, 5994, 5995, 5996, 5997 5998, 5999, 6000, 6001, 6002, 6003 6004, 6005, 6006, 6007, 6008, 6009 6010, 6011, 6012, 6013, 6014, 6015 6016, 6017, 6018, 6019, 6020, 6021 6022, 6023, 6024, 6025, 6026, 6027 6028, 6029, 6030, 6031, 6032, 6033 6034, 6035, 6036, 6037, 6038, 6039 6040, 6041, 6042, 6043, 6044, 6045 6046, 6047, 6048, 6049, 6050, 6051 6052, 6053, 6054, 6055, 6056, 6057 6058, 6059, 6060, 6061, 6062, 6063 6064, 6065, 6066, 6067, 6068, 6069 6070, 6071, 6072, 6073, 6074, 6075 6076, 6077, 6078, 6079, 6080, 6081 6082, 6083, 6084, 6085, 6086, 6087 6088, 6089, 6090, 6091, 6092, 6093 6094, 6095, 6096, 6097, 6098, 6099 6100, 6101, 6102, 6103, 6104, 6105 6106, 6107, 6108, 6109, 6110, 6111 6112, 6113, 6114, 6115, 6116, 6117 6118, 6119, 6120, 6121, 6122, 6123 6124, 6125, 6126, 6127, 6128, 6129 6130, 6131, 6132, 6133, 6134, 6135 6136, 6137, 6138, 6139, 6140, 6141 6142, 6143, 6144, 6145, 6146, 6147 6148, 6149, 6150, 6151, 6152, 6153 6154, 6155, 6156, 6157, 6158, 6159 6160, 6161, 6162, 6163, 6164, 6165 6166, 6167, 6168, 6169, 6170, 6171 6172, 6173, 6174, 6175, 6176, 6177 6178, 6179, 6180, 6181, 6182, 6183 6184, 6185, 6186, 6187, 6188, 6189 6190, 6191, 6192, 6193, 6194, 6195 6196, 6197, 6198, 6199, 6200, 6201 6202, 6203, 6204, 6205, 6206, 6207 6208, 6209, 6210, 6211, 6212, 6213 6214, 6215, 6216, 6217, 6218, 6219 6220, 6221, 6222, 6223, 6224, 6225 6226, 6227, 6228, 6229, 6230, 6231 6232, 6233, 6234, 6235, 6236, 6237 6238, 6239, 6240, 6241, 6242, 6243 6244, 6245, 6246, 6247, 6248, 6249 6250, 6251, 6252, 6253, 6254, 6255 6256, 6257, 6258, 6259, 6260, 6261 6262, 6263, 6264, 6265, 6266, 6267 6268, 6269, 6270, 6271, 6272, 6273 6274, 6275, 6276, 6277, 6278, 6279 6280, 6281, 6282, 6283, 6284, 6285 6286, 6287, 6288, 6289, 6290, 6291 6292, 6293, 6294, 6295, 6296, 6297 6298, 6299, 6300, 6301, 6302, 6303 6304, 6305, 6306, 6307, 6308, 6309 6310, 6311, 6312, 6313, 6314, 6315 6316, 6317, 6318, 6319, 6320, 6321 6322, 6323, 6324, 6325, 6326, 6327 6328, 6329, 6330, 6331, 6332, 6333 6334, 6335, 6336, 6337, 6338, 6339 6340, 6341, 6342, 6343, 6344, 6345 6346, 6347, 6348, 6349, 6350, 6351 6352, 6353, 6354, 6355, 6356, 6357 6358, 6359, 6360, 6361, 6362, 6363 6364, 6365, 6366, 6367, 6368, 6369 6370, 6371, 6372, 6373, 6374, 6375 6376, 6377, 6378, 6379, 6380, 6381 6382, 6383, 6384, 6385, 6386, 6387 6388, 6389, 6390, 6391, 6392, 6393 6394, 6395, 6396, 6397, 6398, 6399 6400, 6401, 6402, 6403, 6404, 6405 6406, 6407, 6408, 6409, 6410, 6411 6412, 6413, 6414, 6415, 6416, 6417 6418, 6419, 6420, 6421, 6422, 6423 6424, 6425, 6426, 6427, 6428, 6429 6430, 6431, 6432, 6433, 6434, 6435 6436, 6437, 6438, 6439, 6440, 6441 6442, 6443, 6444, 6445, 6446, 6447 6448, 6449, 6450, 6451, 6452, 6453 6454, 6455, 6456, 6457, 6458, 6459 6460, 6461, 6462, 6463, 6464, 6465 6466, 6467, 6468, 6469, 6470, 6471 6472, 6473, 6474, 6475, 6476, 6477 6478, 6479, 6480, 6481, 6482, 6483 6484, 6485, 6486, 6487, 6488, 6489 6490, 6491, 6492, 6493, 6494, 6495 6496, 6497, 6498, 6499, 6500, 6501 6502, 6503, 6504, 6505, 6506, 6507 6508, 6509, 6510, 6511, 6512, 6513 6514, 6515, 6516, 6517, 6518, 6519 6520, 6521, 6522, 6523, 6524, 6525 6526, 6527, 6528, 6529, 6530, 6531 6532, 6533, 6534, 6535, 6536, 6537 6538, 6539, 6540, 6541, 6542, 6543 6544, 6545, 6546, 6547, 6548, 6549 6550, 6551, 6552, 6553, 6554, 6555 6556, 6557, 6558, 6559, 6560, 6561 6562, 6563, 6564, 6565, 6566, 6567 6568, 6569, 6570, 6571, 6572, 6573 6574, 6575, 6576, 6577, 6578, 6579 6580, 6581, 6582, 6583, 6584, 6585 6586, 6587, 6588, 6589, 6590, 6591 6592, 6593, 6594, 6595, 6596, 6597 6598, 6599, 6600, 6601, 6602, 6603 6604, 6605, 6606, 6607, 6608, 6609 6610, 6611, 6612, 6613, 6614, 6615 6616, 6617, 6618, 6619, 6620, 6621 6622, 6623, 6624, 6625, 6626, 6627 6628, 6629, 6630, 6631, 6632, 6633 6634, 6635, 6636, 6637, 6638, 6639 6640, 6641, 6642, 6643, 6644, 6645 6646, 6647, 6648, 6649, 6650, 6651 6652, 6653, 6654, 6655, 6656, 6657 6658, 6659, 6660, 6661, 6662, 6663 6664, 6665, 6666, 6667, 6668, 6669 6670, 6671, 6672, 6673, 6674, 6675 6676, 6677, 6678, 6679, 6680, 6681 6682, 6683, 6684, 6685, 6686, 6687 6688, 6689, 6690, 6691, 6692, 6693 6694, 6695, 6696, 6697, 6698, 6699 6700, 6701, 6702, 6703, 6704, 6705 6706, 6707, 6708, 6709, 6710, 6711 6712, 6713, 6714, 6715, 6716, 6717 6718, 6719, 6720, 6721, 6722, 6723 6724, 6725, 6726, 6727, 6728, 6729 6730, 6731, 6732, 6733, 6734, 6735 6736, 6737, 6738, 6739, 6740, 6741 6742, 6743, 6744, 6745, 6746, 6747 6748, 6749, 6750, 6751, 6752, 6753 6754, 6755, 6756, 6757, 6758, 6759 6760, 6761, 6762, 6763, 6764, 6765 6766, 6767, 6768, 6769, 6770, 6771 6772, 6773, 6774, 6775, 6776, 6777 6778, 6779, 6780, 6781, 6782, 6783 6784, 6785, 6786, 6787, 6788, 6789 6790, 6791, 6792, 6793, 6794, 6795 6796, 6797, 6798, 6799, 6800, 6801 6802, 6803, 6804, 6805, 6806, 6807 6808, 6809, 6810, 6811, 6812, 6813 6814, 6815, 6816, 6817, 6818, 6819 6820, 6821, 6822, 6823, 6824, 6825 6826, 6827, 6828, 6829, 6830, 6831 6832, 6833, 6834, 6835, 6836, 6837 6838, 6839, 6840, 6841, 6842, 6843 6844, 6845, 6846, 6847, 6848, 6849 6850, 6851, 6852, 6853, 6854, 6855 6856, 6857, 6858, 6859, 6860, 6861 6862, 6863, 6864, 6865, 6866, 6867 6868, 6869, 6870, 6871, 6872, 6873 6874, 6875, 6876, 6877, 6878, 6879 6880, 6881, 6882, 6883, 6884, 6885 6886, 6887, 6888, 6889, 6890, 6891 6892, 6893, 6894, 6895, 6896, 6897 6898, 6899, 6900, 6901, 6902, 6903 6904, 6905, 6906, 6907, 6908, 6909 6910, 6911, 6912, 6913, 6914, 6915 6916, 6917, 6918, 6919, 6920, 6921 6922, 6923, 6924, 6925, 6926, 6927 6928, 6929, 6930, 6931, 6932, 6933 6934, 6935, 6936, 6937, 6938, 6939 6940, 6941, 6942, 6943, 6944, 6945 6946, 6947, 6948, 6949, 6950, 6951 6952, 6953, 6954, 6955, 6956, 6957 6958, 6959, 6960, 6961, 6962, 6963 6964, 6965, 6966, 6967, 6968, 6969 6970, 6971, 6972, 6973, 6974, 6975 6976, 6977, 6978, 6979, 6980, 6981 6982, 6983, 6984, 6985, 6986, 6987 6988, 6989, 6990, 6991, 6992, 6993 6994, 6995, 6996, 6997, 6998, 6999 7000, 7001, 7002, 7003, 7004, 7005 7006, 7007, 7008, 7009, 7010, 7011 7012, 7013, 7014, 7015, 7016, 7017 7018, 7019, 7020, 7021, 7022, 7023</p>			

4

[illegible]